Verilog Program for Half Adder

module half_adder (s,c,a,b);
    input a,b;
    output s,c;
    assign s=a^b;
    assign c=a&b;
 endmodule;