verilog program for AND gate

AND GATE

module and_gate(c,a,b);

input a,b;

output c;

assign c=a&b;

endmodule;