VERILOG PROGRAM FOR OR GATE

OR GATE

module or_gate(c,a,b);

input a,b;

output c;

assign c=a|b;

endmodule;