VERILOG PROGRAM FOR NOR GATE

NOR GATE

module nor_gate(c,a,b);

input a,b;

output c;

assign c=~(a|b);

endmodule;