VERILOG PROGRAM FOR XNOR GATE

XNOR GATE

module xnor_gate(c,a,b);

input a,b;

output c;

assign c=~(a^b);

endmodule;