VERILOG PROGRAM FOR NAND GATE

NAND GATE

module nand_gate(c,a,b);

input a,b;

output c;

assign c=~(a&b);

endmodule;