VERILOG PROGRAM FOR XOR GATE

XOR GATE

module xor_gate(c,a,b);

input a,b;

output c;

assign c=a^b;

endmodule;