S Nagaraj,M.Tech,MBA,(Ph.D)
Thursday, June 8, 2017
verilog program for NOT gate
NOT GATE
module not_gate(b,a);
input a;
output b;
assign b=~a;
endmodule;
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment